The Architecture and Chip Implementation for Speech Recognition and Voice Compression Systems
博士 === 國立成功大學 === 資訊工程學系 === 85 === In this disserpation, the efficient and flexible VLSI architecture andimplementation for the voice word-recognizer and CELP voice compression systemare presented. In order to achieve a flexible and efficient VLSI realiz...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
1997
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/94585011867419107779 |