The Design and Realization of Clock Deskew Buffer Circuit for High Speed Digital Signal
碩士 === 國立臺灣大學 === 電機工程學系 === 85 === Due to constant development and progress in integrated circuit process,digital system is becoming more and more complicated,and the operating clock frequency is constantly increasing.Nowadays,a digit...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
1997
|
Online Access: | http://ndltd.ncl.edu.tw/handle/53346578981860721307 |
id |
ndltd-TW-085NTU00442022 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-085NTU004420222016-07-01T04:15:38Z http://ndltd.ncl.edu.tw/handle/53346578981860721307 The Design and Realization of Clock Deskew Buffer Circuit for High Speed Digital Signal 高速數位訊號之時脈誤差修正電路的設計及製作 Lii, Jiunn-Hwa 李俊華 碩士 國立臺灣大學 電機工程學系 85 Due to constant development and progress in integrated circuit process,digital system is becoming more and more complicated,and the operating clock frequency is constantly increasing.Nowadays,a digital system may contain several chips of different purposes.And these chips operate synchronously according to the system clock produced by a clock generator. Clock skew due to clock distribution on printed circuit board has thus become an important factor which may affect the proper work between chips in the synchronous system. In this thesis,several architectures which may be used to correct clock skew will be introduced.And a clock deskew chip had been designed based on the concept of delay locked loop.We used two identical-length transmissionpaths (one of them is a feedback path) to transmit the clock signal and detect clock skew.From the test and simulation result,we have demonotrated that thisclock deskew system can operate between 10MHz and 80MHz,and allow the propagation delay of transmission paths to be 0.5~0.8 ns(i.e. 3.3ns clock skew).In this clock skew range,clock skew can be corrected to 300ps.And in the operating frequency range, clock jitter is within 170ps (peak-to-peak). --- 1997 學位論文 ; thesis 95 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立臺灣大學 === 電機工程學系 === 85 === Due to constant development and progress in integrated
circuit process,digital system is becoming more and more
complicated,and the operating clock frequency is constantly
increasing.Nowadays,a digital system may contain several chips
of different purposes.And these chips operate synchronously
according to the system clock produced by a clock generator.
Clock skew due to clock distribution on printed circuit board
has thus become an important factor which may affect the proper
work between chips in the synchronous system. In this
thesis,several architectures which may be used to correct clock
skew will be introduced.And a clock deskew chip had been
designed based on the concept of delay locked loop.We used two
identical-length transmissionpaths (one of them is a feedback
path) to transmit the clock signal and detect clock skew.From
the test and simulation result,we have demonotrated that
thisclock deskew system can operate between 10MHz and 80MHz,and
allow the propagation delay of transmission paths to be 0.5~0.8
ns(i.e. 3.3ns clock skew).In this clock skew range,clock skew
can be corrected to 300ps.And in the operating frequency range,
clock jitter is within 170ps (peak-to-peak).
|
author2 |
--- |
author_facet |
--- Lii, Jiunn-Hwa 李俊華 |
author |
Lii, Jiunn-Hwa 李俊華 |
spellingShingle |
Lii, Jiunn-Hwa 李俊華 The Design and Realization of Clock Deskew Buffer Circuit for High Speed Digital Signal |
author_sort |
Lii, Jiunn-Hwa |
title |
The Design and Realization of Clock Deskew Buffer Circuit for High Speed Digital Signal |
title_short |
The Design and Realization of Clock Deskew Buffer Circuit for High Speed Digital Signal |
title_full |
The Design and Realization of Clock Deskew Buffer Circuit for High Speed Digital Signal |
title_fullStr |
The Design and Realization of Clock Deskew Buffer Circuit for High Speed Digital Signal |
title_full_unstemmed |
The Design and Realization of Clock Deskew Buffer Circuit for High Speed Digital Signal |
title_sort |
design and realization of clock deskew buffer circuit for high speed digital signal |
publishDate |
1997 |
url |
http://ndltd.ncl.edu.tw/handle/53346578981860721307 |
work_keys_str_mv |
AT liijiunnhwa thedesignandrealizationofclockdeskewbuffercircuitforhighspeeddigitalsignal AT lǐjùnhuá thedesignandrealizationofclockdeskewbuffercircuitforhighspeeddigitalsignal AT liijiunnhwa gāosùshùwèixùnhàozhīshímàiwùchàxiūzhèngdiànlùdeshèjìjízhìzuò AT lǐjùnhuá gāosùshùwèixùnhàozhīshímàiwùchàxiūzhèngdiànlùdeshèjìjízhìzuò AT liijiunnhwa designandrealizationofclockdeskewbuffercircuitforhighspeeddigitalsignal AT lǐjùnhuá designandrealizationofclockdeskewbuffercircuitforhighspeeddigitalsignal |
_version_ |
1718328909389365248 |