The Design and Realization of Clock Deskew Buffer Circuit for High Speed Digital Signal
碩士 === 國立臺灣大學 === 電機工程學系 === 85 === Due to constant development and progress in integrated circuit process,digital system is becoming more and more complicated,and the operating clock frequency is constantly increasing.Nowadays,a digit...
Main Authors: | Lii, Jiunn-Hwa, 李俊華 |
---|---|
Other Authors: | --- |
Format: | Others |
Language: | zh-TW |
Published: |
1997
|
Online Access: | http://ndltd.ncl.edu.tw/handle/53346578981860721307 |
Similar Items
-
Design of a Clock-Deskew Buffer Circuit for Chip-to-Chip Links
by: Ai-Jia Chuang, et al.
Published: (2012) -
High-Speed Clocking Deskewing Architecture
by: Li, David
Published: (2007) -
High-Speed Clocking Deskewing Architecture
by: Li, David
Published: (2007) -
Design of Clock-Deskewing Circuit with Fast-Locking Capability
by: WANG, SZU-PU, et al.
Published: (2019) -
A 10-Gb/s CMOS Clock and Data Recovery Circuit with Data-Deskew Buffers in the Closed Loop
by: Chung Chieh Yang, et al.
Published: (2007)