TU-2 Mapper Design
碩士 === 國立中正大學 === 電機工程研究所 === 87 === In Synchronous Digital Hierarchy (SDH) Network, Tributary Unit 2 (TU-2) maps the DS2 signal into a TU-2 superframe with payload pointer and path overhead. In this thesis, TU-2 mapper is designed by Xilinx FPGAs for transmit and receive device. A protot...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
1999
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/84302501790883229769 |