Randomization on Testing in Digital Sequential Logic Circuits
碩士 === 中華大學 === 電機工程學系碩士班 === 87 === Randomization on testing in sequential logic circuits is more complicated and difficult than that on combinational logic circuits. In this thesis, it aims to adopt the method of Markov chain to analyze the random testability for detecting a fault in ci...
Main Authors: | Ti-Wen Chen, 陳文 |
---|---|
Other Authors: | Jwu-E Chen |
Format: | Others |
Language: | zh-TW |
Published: |
1999
|
Online Access: | http://ndltd.ncl.edu.tw/handle/54400850713916137407 |
Similar Items
-
Logic Encryption of Sequential Circuits
by: Thulasi Raman, Sudheer Ram
Published: (2019) -
An application of digital computers to the synthesis of certain classes of sequential logic circuits
by: Krumm, E. V.
Published: (1974) -
Oscillation Ring Test for Digital Sequential Circuits
by: Yiau-Shiuan Jiang, et al.
Published: (2001) -
Efficient Logic Encryption Techniques for Sequential Circuits
by: Kasarabada, Yasaswy V.
Published: (2021) -
Test generation for presettable synchronous sequential circuits
by: CHEN, BAO-CHUAN, et al.
Published: (1988)