Circuit Design of Built-In Self Testable and Repairable CMOS Memory Chips
碩士 === 國立成功大學 === 電機工程學系 === 87 === This thesis presents two novel circuit designs for memory testing. The first one is an exhaustive random test pattern generator (RTPG) that can provide exhaustive test patterns to different circuits through only one signal line. Therefore, this design c...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | en_US |
Published: |
1999
|
Online Access: | http://ndltd.ncl.edu.tw/handle/84290709088590445333 |