Design of Phase Locked Loop with Spectrum Spread in Time Domain
碩士 === 國立交通大學 === 電子工程系 === 87 === This thesis describes the design of a Phase Locked Loop which is used in CPU to be the interface between external clock and internal clock, with the function of locking the external and internal clock phase to reduce the time delay between them, and also can be a f...
Main Authors: | Hsiao-chyi Lin, 林小琪 |
---|---|
Other Authors: | Jiin-chuan Wu |
Format: | Others |
Language: | zh-TW |
Published: |
1999
|
Online Access: | http://ndltd.ncl.edu.tw/handle/20790873885438111160 |
Similar Items
-
All Digital Phase-Locked Loop for Spread-Spectrum Clock Generator
by: Su, Ming-Chiuan, et al.
Published: (2009) -
A Spread-Spectrum Clock Generator Using a Phase-Compensation Fractional Phase-Locked Loop Technique
by: Wen-Ger Wong, et al.
Published: (2006) -
A spread spectrum sonar with noise-locked loop-based entrainment
by: Richards, Joseph L. (Joseph Lee), 1977-
Published: (2014) -
A Spread Spectrum Clock Generator Based on a Sigma-Delta Modulated Phase-Locked Loop
by: Ling-Yi Chang, et al.
Published: (2003) -
A 6.2 ~ 7 GHz Spread-Spectrum Phase-Locked Loop w/i Delta-Sigma Modulator
by: Fan, Yi-Lin, et al.
Published: (2018)