Static and Dynamic Logic Circuit Techniques Suitable for Low-Voltage CMOS VLSI
博士 === 國立臺灣大學 === 電機工程學研究所 === 87 === In this thesis, static and dynamic logic circuit techniques suitable for low-voltage CMOS VLSI are described. In Chapter 2, a bootstrapped circuit to enhance the speed performance of a CMOS driver that drives a large capacitive load under a low supply voltage is...
Main Authors: | Chih-Hong Lou, 樓志宏 |
---|---|
Other Authors: | James. B. Kuo |
Format: | Others |
Language: | zh-TW |
Published: |
1999
|
Online Access: | http://ndltd.ncl.edu.tw/handle/48995916791703435868 |
Similar Items
-
Circuit Techniques Suitable for Low-Voltage CMOS VLSI
by: Stanley Bo-Ting Wang, et al.
Published: (2000) -
The Adiabatic Logic Circuit Technology Suitable for Low Voltage CMOS VLSI
by: HOU-FU CHEN, et al.
Published: (2004) -
The Adiabatic Logic Circuit Technology Suitable for Low Voltage CMOS VLSI
by: HOU-FU CHEN, et al.
Published: (2004) -
Direct Bootstrapped Circuit Techniques Suitable for Low-Voltage CMOS VLSI
by: pcchen, et al.
Published: (2002) -
THE DESIGN AND ANALYSIS OF NEW STATIC AND DYNAMIC BiCMOS LOGIC CIRCUITS FOR LOW-VOLTAGE VLSI APPLICATIONS
by: Tseng, Yuh-Kuang, et al.
Published: (1998)