Model Analysis and Circuit Implementation of Clock Generator Based on Charge-Pump Phase-Locked Loop
碩士 === 國立臺灣科技大學 === 電子工程系 === 87 === In this paper, we make some modifications in the original model of the charge-pump phase locked loop (PLL) and apply this modified model into the clock generator circuit. We also present the result of the practical circuit designed in this manner to v...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
1999
|
Online Access: | http://ndltd.ncl.edu.tw/handle/30839649082902389189 |
id |
ndltd-TW-087NTUST428051 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-087NTUST4280512016-02-01T04:12:44Z http://ndltd.ncl.edu.tw/handle/30839649082902389189 Model Analysis and Circuit Implementation of Clock Generator Based on Charge-Pump Phase-Locked Loop 以充電泵鎖相迴路為基礎的時脈產生器模型分析與電路製作 Hung-Jen Chien 簡宏仁 碩士 國立臺灣科技大學 電子工程系 87 In this paper, we make some modifications in the original model of the charge-pump phase locked loop (PLL) and apply this modified model into the clock generator circuit. We also present the result of the practical circuit designed in this manner to verify this modified model. The parameters of this PLL circuit include : the charge pump current (Ip), resistor (R) & capacitor (C) values of the loop filter, the gain (Kv) of the current-controlled oscillator (CCO) and the N-number of the divider. All of the parameters mentioned previously can be implemented by the derived stability and overload figure of our PLL system. This PLL chip is fabricated by 0.6um SPTM process, and it can generate 64MHz clock signal with 25us of locked time. The oscillating frequency range of the CCO is from 120MHz to 320MHz. In this chip, the maximum power dissipation is about 40mW, and the area is about 520um650um. Hwan-Mei Chen 陳凰美 1999 學位論文 ; thesis 66 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立臺灣科技大學 === 電子工程系 === 87 === In this paper, we make some modifications in the original model of the charge-pump phase locked loop (PLL) and apply this modified model into the clock generator circuit. We also present the result of the practical circuit designed in this manner to verify this modified model. The parameters of this PLL circuit include : the charge pump current (Ip), resistor (R) & capacitor (C) values of the loop filter, the gain (Kv) of the current-controlled oscillator (CCO) and the N-number of the divider. All of the parameters mentioned previously can be implemented by the derived stability and overload figure of our PLL system. This PLL chip is fabricated by 0.6um SPTM process, and it can generate 64MHz clock signal with 25us of locked time. The oscillating frequency range of the CCO is from 120MHz to 320MHz. In this chip, the maximum power dissipation is about 40mW, and the area is about 520um650um.
|
author2 |
Hwan-Mei Chen |
author_facet |
Hwan-Mei Chen Hung-Jen Chien 簡宏仁 |
author |
Hung-Jen Chien 簡宏仁 |
spellingShingle |
Hung-Jen Chien 簡宏仁 Model Analysis and Circuit Implementation of Clock Generator Based on Charge-Pump Phase-Locked Loop |
author_sort |
Hung-Jen Chien |
title |
Model Analysis and Circuit Implementation of Clock Generator Based on Charge-Pump Phase-Locked Loop |
title_short |
Model Analysis and Circuit Implementation of Clock Generator Based on Charge-Pump Phase-Locked Loop |
title_full |
Model Analysis and Circuit Implementation of Clock Generator Based on Charge-Pump Phase-Locked Loop |
title_fullStr |
Model Analysis and Circuit Implementation of Clock Generator Based on Charge-Pump Phase-Locked Loop |
title_full_unstemmed |
Model Analysis and Circuit Implementation of Clock Generator Based on Charge-Pump Phase-Locked Loop |
title_sort |
model analysis and circuit implementation of clock generator based on charge-pump phase-locked loop |
publishDate |
1999 |
url |
http://ndltd.ncl.edu.tw/handle/30839649082902389189 |
work_keys_str_mv |
AT hungjenchien modelanalysisandcircuitimplementationofclockgeneratorbasedonchargepumpphaselockedloop AT jiǎnhóngrén modelanalysisandcircuitimplementationofclockgeneratorbasedonchargepumpphaselockedloop AT hungjenchien yǐchōngdiànbèngsuǒxiānghuílùwèijīchǔdeshímàichǎnshēngqìmóxíngfēnxīyǔdiànlùzhìzuò AT jiǎnhóngrén yǐchōngdiànbèngsuǒxiānghuílùwèijīchǔdeshímàichǎnshēngqìmóxíngfēnxīyǔdiànlùzhìzuò |
_version_ |
1718175014563348480 |