Design of 1.5V 10-bit 10MHz Pipelined Analog-to-Digital Converter
碩士 === 淡江大學 === 電機工程學系 === 87 === In this thesis, a 1.5V low voltage pipelined analog-to-digital converter(ADC) is proposed and designed. Because the channel length of MOS is shorten in deep sub-micron process, the supply voltage should be reduced, The trend of the supply voltage of digital circuit...
Main Authors: | Ming-Da Chiang, 江明達 |
---|---|
Other Authors: | Jen-Shiun Chiang |
Format: | Others |
Language: | zh-TW |
Published: |
1999
|
Online Access: | http://ndltd.ncl.edu.tw/handle/05918920981338251685 |
Similar Items
-
Design of 10-bit 50MHz Pipelined Analog-to-Digital Converter
by: Cheng-Ming Ying, et al.
Published: (2003) -
1.5V 10-bits Pipelined Analog-to-Digital Converter
by: Wei-Xiang Tung, et al.
Published: (2009) -
Design of a 10-bit 50MHz Pipelined Analog-to-Digital Converter
by: Chao I-Jen, et al.
Published: (2007) -
10-Bit 200MHz Double-Sampling Pipelined Analog-to-Digital Converter
by: Chun-Ta Ho, et al.
Published: (2006) -
A 10-bit 60MHz pipelined CMOS analog to digital converter
by: Sheng-Chuan Liang, et al.
Published: (1995)