A Delay Fault Test Scheme Based on Socillator Test In Boundary-Scan Environment
碩士 === 國立交通大學 === 電子工程系 === 88 === Delay fault testing in system-on-chip is difficult and the cost becomes increasingly higher. Boundary-scan is a standard and commonly used test scheme for ICs. In this thesis, we propose a test scheme to test the delay fault within the system-on-chip by...
Main Authors: | Tek-Jau Tan, 陳德昭 |
---|---|
Other Authors: | Chung-Len Lee |
Format: | Others |
Language: | zh-TW |
Published: |
2000
|
Online Access: | http://ndltd.ncl.edu.tw/handle/72578207831889267184 |
Similar Items
-
Coupling Fault Detection using Socillator Test in Digital Circuits
by: Chi Peng Chang, et al.
Published: (2000) -
Fault tolerance and testing with boundary scan
by: Ptak, Alan
Published: (2013) -
Fault tolerance and testing with boundary scan
by: Ptak, Alan
Published: (2013) -
A New Path Delay Fault Test Scheme Based on Delay Inertia
by: Chung-Liang Chen, et al.
Published: (2003) -
Changing pattern of socil stratification in a Bangladesh village
by: Ahmed, Sharfuddin A B
Published: (2008)