DESIGN AND IMPLEMENTATION OF A 1.8-V 500-MHZ CMOS ADDLL
碩士 === 國立中正大學 === 電機工程研究所 === 89 === In this thesis, a new all digital delay locked loop (ADDLL) is proposed. The key features of this work are described as following: 1.Utilizing the two-step-approaching algorithm with coarse and find delay line, it can efficiently reduce the...
Main Authors: | Yi-Ming Wang, 王義明 |
---|---|
Other Authors: | Jinn-Shyan Wang |
Format: | Others |
Language: | zh-TW |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/70338355691705849834 |
Similar Items
-
The Fast Lock ADDLL System Uses Asynchronous Time Mapping Tracking (ATMT)
by: Pi-Lin Lo, et al.
Published: (2002) -
A PLL of Low Jitter 5-500MHz for Frequency Synthesizer in CMOS Process
by: Cheng-Hsiang Huang, et al.
Published: (2003) -
NMR microscopy at 500MHz
by: McJury, Mark
Published: (1991) -
900 MHz 8-bit passive CMOS RFID Tag Design
by: Pau-Wen Ku, et al.
Published: (2009) -
0.8V Sub-mW 433MHz-band Transmitter and Receiver in 0.18μm CMOS
by: Chen, Yen-Ting, et al.
Published: (2019)