Structural Precomputation Design for Low Power
碩士 === 國立中興大學 === 資訊科學研究所 === 89 === As the VLSI process technology continuously improves in recent years, the operational speed of a chip increased dramatically, and the number of transistors in a chip also increases greatly as expected. However, as the requirement for portable devices g...
Main Authors: | Paul Shyu, 徐玉龍 |
---|---|
Other Authors: | Sying-Jyan Wang |
Format: | Others |
Language: | zh-TW |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/77543755763805296704 |
Similar Items
-
Structural precomputation design for low-power logic synthesis
by: 王瑛嘉
Published: (2002) -
Precomputation-based sequential logic optimization for low power
by: Alidina, Mazhar Murtaza
Published: (2007) -
Design of Low-Power Precomputation-Based Fully Parallel Content addressable Memory
by: Jui-Chuan Chang, et al.
Published: (2002) -
An Estimation Approach for the Low Power Precomputation-Based Content-Addressable Memory Design
by: Ruei-Chi Shen, et al.
Published: (2012) -
Low-Power Dependable Content Addressable Memory Based on Hamming Code Precomputation
by: Shih-Sheng Cheng, et al.
Published: (2013)