Fabrication and Development of Schottky Source/Drain SOI MOSFET
碩士 === 國立交通大學 === 電子工程系 === 89 === In this thesis, we have fabricated Schottky barrier (SB) MOSFET on SOI wafers. SB MOSFET employs silicide source/drain in lieu of ion implanted source/drain. So it is simple in processing, well suited for low temperature process. Further, it can operate...
Main Authors: | Chia-Yu Lu, 呂嘉裕 |
---|---|
Other Authors: | Tiao-Yuan Huang |
Format: | Others |
Language: | en_US |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/70971964426233369960 |
Similar Items
-
Fabrication and Characterization of SOI FinFETs with Schottky Barrier Source/Drain
by: Fu Ju Hou, et al.
Published: (2002) -
Fabrication, characterization, and modeling of metallic source/drain MOSFETs
by: Gudmundsson, Valur
Published: (2011) -
Fabrication of GaAs channel MOSFETs with Hetero-Epitaxial Ge Source/Drain
by: Han, Tsung-Yu, et al.
Published: (2018) -
Electrostatically Doped DSL Schottky Barrier MOSFET on SOI for Low Power Applications
by: Faisal Bashir, et al.
Published: (2018-01-01) -
Fabrication and Characterization of InP MOSFET with TiO2/Al2O3 For Gate Oxides and Source or Drain Schottky Tunneling Barrier
by: Tzu-hsien Tang, et al.
Published: (2014)