A Novel 2-Bit Per Cell Trench-Gate Flash Memory
碩士 === 國立清華大學 === 電子工程研究所 === 89 === A 2-bit per cell flash memory based on a novel trenched gate structure is proposed. Its advantages include high density, large read current, easy fabrication steps, and avoiding complicated peripheral circuit. Using 2D and 3D device simulation tools,...
Main Authors: | Kung-Hong Lee, 李昆鴻 |
---|---|
Other Authors: | Charles Ching-Hsiang Hsu |
Format: | Others |
Language: | zh-TW |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/89296609749500161313 |
Similar Items
-
Enhancement of Cell Size and Programming Efficiency Using a Trenched Split Gate Flash Memory
by: Meng-Yi Wu, et al.
Published: (2006) -
Study on the 2nd Bit Effect of Scaled Two Bits Per Cell Storage SONOS Type Flash Memory
by: Kuan-Wei Wu, et al.
Published: (2006) -
The Investigation of a Novel Operating Method for Two-Bit Split Gate SONOS Flash Memory
by: 周承翰
Published: (2011) -
Fabrication of Ge Nanocrystal Flash Memory Cells with Trench Structure
by: Mao-shun Huang, et al.
Published: (2008) -
Investigation on the Characteristics of Split-Gate Flash Memory Cell
by: Chu-Chong Lee, et al.
Published: (2002)