A PLL-based CMOS Frequency Synthesizer
碩士 === 國立海洋大學 === 電機工程學系 === 89 === This thesis describes a 5V 240MHz~730MHz CMOS phase-locked loop (PLL), which is composed of a phase/frequency detector (PFD),a charge pump (CP),a low pass filter (LF),a voltage controlled oscillator (VCO) and a frequency divider (F...
Main Authors: | Jun-Te Lu, 呂俊德 |
---|---|
Other Authors: | Ying-Te Zhang |
Format: | Others |
Language: | zh-TW |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/94061021667640519903 |
Similar Items
-
A 2.4 GHz CMOS FREQUENCY SYNTHESIZER BY PLL
by: Kuo-Chen Lu, et al.
Published: (2002) -
Study on CMOS PLL-Based Frequency Synthesizer
by: Hsin-Chung Wu, et al.
Published: (2003) -
The Design and Application of CMOS PLL-Based Frequency Synthesizers
by: Yuen-Tai Chang, et al.
Published: (2010) -
A PLL-based 5GHz CMOS Frequency synthesizer
by: Shu--Min Chen, et al.
Published: (2002) -
RF CMOS PLL-based Frequency Synthesizer with On-chip Oscillator
by: T.F Han, et al.
Published: (2003)