A Post Placement Routability Analyzer
碩士 === 元智大學 === 資訊工程學系 === 89 === Because routing is performed at the very end of the design process, if the routing of a design is badly performed, the design tasks previously done before routing may be iterated again to solve the routing problem. This often incurs a delay for time-to-ma...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | en_US |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/70538925326313524332 |
id |
ndltd-TW-089YZU00392051 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-089YZU003920512015-10-13T12:14:43Z http://ndltd.ncl.edu.tw/handle/70538925326313524332 A Post Placement Routability Analyzer 一個置放後的可繞性分析器 Yong-Jie Lin 林詠捷 碩士 元智大學 資訊工程學系 89 Because routing is performed at the very end of the design process, if the routing of a design is badly performed, the design tasks previously done before routing may be iterated again to solve the routing problem. This often incurs a delay for time-to-market. In order to increase the probability of having a successful routing, routing planning should be performed early. This thesis develops a simple methodology to perform post placement routability analysis. The methodology is based on the vertical and horizontal wiring densities calculated for each of the detailed routing graph vertexes by taking into account the blockages formed by cell pins, prerouted wires, etc. The routability analyzer is used to tune chip area and the number of routing layers. The experimental results show that it can accurately estimate the number of routing layers for a chip but can not accurately predict the chip area. It is yet to find out an effective method to tune chip area. Rung-Bin Lin 林榮彬 2001 學位論文 ; thesis 42 en_US |
collection |
NDLTD |
language |
en_US |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 元智大學 === 資訊工程學系 === 89 === Because routing is performed at the very end of the design process, if the routing of a design is badly performed, the design tasks previously done before routing may be iterated again to solve the routing problem. This often incurs a delay for time-to-market. In order to increase the probability of having a successful routing, routing planning should be performed early. This thesis develops a simple methodology to perform post placement routability analysis. The methodology is based on the vertical and horizontal wiring densities calculated for each of the detailed routing graph vertexes by taking into account the blockages formed by cell pins, prerouted wires, etc. The routability analyzer is used to tune chip area and the number of routing layers. The experimental results show that it can accurately estimate the number of routing layers for a chip but can not accurately predict the chip area. It is yet to find out an effective method to tune chip area.
|
author2 |
Rung-Bin Lin |
author_facet |
Rung-Bin Lin Yong-Jie Lin 林詠捷 |
author |
Yong-Jie Lin 林詠捷 |
spellingShingle |
Yong-Jie Lin 林詠捷 A Post Placement Routability Analyzer |
author_sort |
Yong-Jie Lin |
title |
A Post Placement Routability Analyzer |
title_short |
A Post Placement Routability Analyzer |
title_full |
A Post Placement Routability Analyzer |
title_fullStr |
A Post Placement Routability Analyzer |
title_full_unstemmed |
A Post Placement Routability Analyzer |
title_sort |
post placement routability analyzer |
publishDate |
2001 |
url |
http://ndltd.ncl.edu.tw/handle/70538925326313524332 |
work_keys_str_mv |
AT yongjielin apostplacementroutabilityanalyzer AT línyǒngjié apostplacementroutabilityanalyzer AT yongjielin yīgèzhìfànghòudekěràoxìngfēnxīqì AT línyǒngjié yīgèzhìfànghòudekěràoxìngfēnxīqì AT yongjielin postplacementroutabilityanalyzer AT línyǒngjié postplacementroutabilityanalyzer |
_version_ |
1716855657895821312 |