A Post Placement Routability Analyzer
碩士 === 元智大學 === 資訊工程學系 === 89 === Because routing is performed at the very end of the design process, if the routing of a design is badly performed, the design tasks previously done before routing may be iterated again to solve the routing problem. This often incurs a delay for time-to-ma...
Main Authors: | Yong-Jie Lin, 林詠捷 |
---|---|
Other Authors: | Rung-Bin Lin |
Format: | Others |
Language: | en_US |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/70538925326313524332 |
Similar Items
-
On the routability-driven placement.
Published: (2013) -
Post-placement Timing and Routability Optimization for Spare Cell Insertion
by: Wei-LinCheng, et al.
Published: (2010) -
An Investigation on Designing a Routability Optimizer in the Post-Placement Stage
by: Chen, Chieh-Chu, et al.
Published: (2013) -
VLSI Placement Considering Routability and Power Consumption
by: Yi-Lin Chuang, et al.
Published: (2011) -
Routability-Driven Post-Optimization of Placement Using Cell Spreading Technique
by: Cheng-EnLu, et al.
Published: (2011)