Low-Jitter Dual-Loop Nested Delay-Locked Loop
碩士 === 華梵大學 === 機電工程研究所 === 90 === This thesis describes a dual-loop nested delay-locked loop (DLL), which is different from the conventional one. Nested topology architecture achieves low-jitter performance. The dual-loop DLL for skew-free distribution of clocks, can generate equally spaced time fo...
Main Authors: | Yi-Zhen Huang, 黃怡貞 |
---|---|
Other Authors: | Ching-Yuan Yang |
Format: | Others |
Language: | zh-TW |
Published: |
2002
|
Online Access: | http://ndltd.ncl.edu.tw/handle/13319664707199253337 |
Similar Items
-
A Fast-Locking and Low-Jitter All Digital Delay Locked Loop
by: Chin-Hao Chen, et al.
Published: (2003) -
Design and Implementation of High-speed and Low-jitter Delay-locked Loops
by: Tzu-Ping Chan, et al.
Published: (2010) -
Design of Low Jitter Phase-Locked Loop
by: Xin-Sheng Liao, et al.
Published: (2008) -
A Low Jitter Delay-Locked-Loop Applied on DDR4 DRAM
by: Hsiang-Yun Wei, et al.
Published: (2011) -
Design methodology for low-jitter phase-locked loops
by: Bhagavatheeswaran, Shanthi, S.
Published: (2012)