VLSI Circuit Design of Motion Estimation Unit for Full-Search Block-Matching
碩士 === 中原大學 === 電機工程研究所 === 91 === In this thesis, we propose a novel VLSI architecture for Motion Estimation Unit, including PE-array, Search Area Ram, Address Generation Unit, and Control Unit. Our architecture use full-search block-matching algorithm for block-matching. The Motion Estimation Unit...
Main Authors: | Chun-Fu Lin, 林群富 |
---|---|
Other Authors: | Shang-Chih Ma |
Format: | Others |
Language: | zh-TW |
Published: |
2003
|
Online Access: | http://ndltd.ncl.edu.tw/handle/nauat5 |
Similar Items
-
High-Performance VLSI Architecture for Full-Search Block-Matching Motion Estimation
by: Shi-Yi Huang, et al.
Published: (2010) -
VLSI DESIGN OF A MOTION ESTIMATOR USING THE FULL SEARCH BLOCK MATCHING ALGORITHM
by: Hsiung Jin Min, et al.
Published: (1993) -
On the Design of VLSI Array for Full-Search Block Matching Algorithm
by: Chih-Pring Gau, et al.
Published: (1993) -
New techniques for the design and implementation of efficient full-search algorithms for block-matching motion estimation
by: Yang, Chun
Published: (2007) -
VLSI Architectures for Full-Search Variable-Size Block Matching in H.264/AVC
by: Shiang-Yang Huang, et al.
Published: (2003)