Design and Implementation of Small-Area Reed-Solomon Decoder
碩士 === 國立交通大學 === 電信工程系 === 91 === This paper presents a small-area architecture for Reed-Solomon decoder. For t error correct capability Reed-Solomon code, the architecture just needs t+1 finite field multiplier for error location polynomial computation, which is base on inversionless Berlekamp-Mas...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2003
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/38325063713543597715 |