Design of Buffering Mechanism for Improving Instruction and Data Stream
碩士 === 國立中山大學 === 電機工程學系研究所 === 91 === In the microprocessor system, the bandwidth problems of instruction stream and data stream are the main causes that limit the performance of the system. Although cache can effectively smooth this problem, the processor still needs more than one clock cycle to g...
Main Authors: | Chih-Kang Wu, 吳至剛 |
---|---|
Other Authors: | Jih-ching Chiu |
Format: | Others |
Language: | en_US |
Published: |
2003
|
Online Access: | http://ndltd.ncl.edu.tw/handle/95899446831387904910 |
Similar Items
-
Improving the Fetching Performance of Instruction Stream Buffer for VLIW Architectures with Compressed Instructions
by: Kai-Ming Yang, et al.
Published: (2006) -
Instruction Buffering For Low Power Design
by: Chi-Ta Wu, et al.
Published: (2001) -
X86 Instruction Stream Buffers with Trace Support
by: I-Huan Huang, et al.
Published: (1999) -
Design of a Basic Block Reassembling Instruction Stream Buffer for X86 ISA
by: Tseng-Kuei Lin, et al.
Published: (2005) -
Vehicular Streaming and Seamless Handoff Mechanism Based on the Prediction Buffer Control
by: Tai-Yang Wu, et al.
Published: (2013)