A Fast-Lock Low-Jitter CMOS Phase-Locked Loop Design and It’s BIST Study
碩士 === 國立雲林科技大學 === 電子與資訊工程研究所碩士班 === 91 === Phase-lacked loops (PLL) are widely used for clock phase synchronization, frequency synthesis, and mobile communication systems, data transfer systems, clock distribution in ASIC, SOC and microprocessor applications. It is very important and requisite in...
Main Authors: | Shou-Chang Tsai, 蔡壽昌 |
---|---|
Other Authors: | Ming-Hwa Sheu |
Format: | Others |
Language: | zh-TW |
Published: |
2003
|
Online Access: | http://ndltd.ncl.edu.tw/handle/89049707079136169762 |
Similar Items
-
BIST for Jitter Measurement of Charge-Pump Phase-Locked Loop
by: Lin, Kun-I, et al.
Published: (2009) -
On-Chip Jitter Measurement for Phase-Locked Loops
by: Chin-Cheng Tsai, et al.
Published: (2002) -
Design of Low Jitter Phase-Locked Loop
by: Xin-Sheng Liao, et al.
Published: (2008) -
A Fast-Locking and Low-Jitter All Digital Delay Locked Loop
by: Chin-Hao Chen, et al.
Published: (2003) -
45nm CMOS, low jitter, all-digital delay locked loop with a circuit to dynamically vary phase to achieve fast lock
Published: ()