Congestion-Driven Floorplan on DBL Representation
碩士 === 中華大學 === 資訊工程學系碩士班 === 92 === As VLSI technology reaches deep-sub micron dimensions and the application of SoC (System-on-Chip) design is general, the scale of VLSI circuit becomes more complex. A traditional area-driven floorplan become less import...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/31823566479877559331 |
id |
ndltd-TW-092CHPI0392052 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-092CHPI03920522016-01-04T04:08:39Z http://ndltd.ncl.edu.tw/handle/31823566479877559331 Congestion-Driven Floorplan on DBL Representation 以雙重界限串列表示法之擁塞導向板面規劃 Chien-Chen Su 蘇乾禎 碩士 中華大學 資訊工程學系碩士班 92 As VLSI technology reaches deep-sub micron dimensions and the application of SoC (System-on-Chip) design is general, the scale of VLSI circuit becomes more complex. A traditional area-driven floorplan become less important because of the decrease in cost of chip area. In floorplan stage, it is necessary for a successful chip design to develop an effective congestion analysis before global routing base on floorplan or placement information. To deal with multi-objective floorplan issue, we proposed double-bound-list (DBL) representation. DBL representation is more advanced than other representations (Ex. sequence pair, O-tree and B*-tree) and conform to the property of P-admissible because we can find out the total area and the adjacent relation between blocks with less memory. We also proposed hierarchical stair contour as our data structure to record the contour of floorplan and reduce the time complexity of data searching. In order to handle routability problem efficiently, hierarchical quad-grid model is proposed to estimate congestion. Quid-grid partition depend on wire density to avoid less accurate and more timing-consuming in 2-D static uniform grid-based model. A floorplan with congestion estimation before routing stage can reduce time complexity of routing procedure. The experimental results show that the method we proposed can decrease routing congestion with a few penalties for chip area. Jin-Tai Yan 顏金泰 2004 學位論文 ; thesis 0 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 中華大學 === 資訊工程學系碩士班 === 92 === As VLSI technology reaches deep-sub micron dimensions and
the application of SoC (System-on-Chip) design is general,
the scale of VLSI circuit becomes more complex. A traditional
area-driven floorplan become less important because of the
decrease in cost of chip area. In floorplan stage, it is
necessary for a successful chip design to develop an effective
congestion analysis before global routing base on floorplan or
placement information.
To deal with multi-objective floorplan issue, we proposed
double-bound-list (DBL) representation. DBL representation is
more advanced than other representations (Ex. sequence pair,
O-tree and B*-tree) and conform to the property of P-admissible
because we can find out the total area and the adjacent relation between blocks with less memory. We also proposed hierarchical stair contour as our data structure to record the contour of floorplan and reduce the time complexity of data searching. In order to handle routability problem efficiently, hierarchical quad-grid model is proposed to estimate congestion. Quid-grid partition depend on wire density to avoid less accurate and more timing-consuming in 2-D static uniform grid-based model.
A floorplan with congestion estimation before routing stage can reduce time complexity of routing procedure. The experimental results show that the method we proposed can decrease routing congestion with a few penalties for chip area.
|
author2 |
Jin-Tai Yan |
author_facet |
Jin-Tai Yan Chien-Chen Su 蘇乾禎 |
author |
Chien-Chen Su 蘇乾禎 |
spellingShingle |
Chien-Chen Su 蘇乾禎 Congestion-Driven Floorplan on DBL Representation |
author_sort |
Chien-Chen Su |
title |
Congestion-Driven Floorplan on DBL Representation |
title_short |
Congestion-Driven Floorplan on DBL Representation |
title_full |
Congestion-Driven Floorplan on DBL Representation |
title_fullStr |
Congestion-Driven Floorplan on DBL Representation |
title_full_unstemmed |
Congestion-Driven Floorplan on DBL Representation |
title_sort |
congestion-driven floorplan on dbl representation |
publishDate |
2004 |
url |
http://ndltd.ncl.edu.tw/handle/31823566479877559331 |
work_keys_str_mv |
AT chienchensu congestiondrivenfloorplanondblrepresentation AT sūgānzhēn congestiondrivenfloorplanondblrepresentation AT chienchensu yǐshuāngzhòngjièxiànchuànlièbiǎoshìfǎzhīyōngsāidǎoxiàngbǎnmiànguīhuà AT sūgānzhēn yǐshuāngzhòngjièxiànchuànlièbiǎoshìfǎzhīyōngsāidǎoxiàngbǎnmiànguīhuà |
_version_ |
1718158841670008832 |