Low Power Multiplier with Column Bypassing

Low Power Multiplier with Column Bypassing

碩士 === 國立中興大學 === 資訊科學研究所 === 92 ===

Bibliographic Details
Main Author:	温明振
Other Authors:	王行健
Format:	Others
Language:	zh-TW
Published:	2004
Online Access:	http://ndltd.ncl.edu.tw/handle/84781238708324730686

Similar Items

DESIGN OF LOW-ERROR AND LOW-POWER FIXED-WIDTH MULTIPLIERS BASED ON ROW-BYPASSING AND COLUMN-BYPASSING
by: Wen-Hung Liu, et al.
Published: (2007)

Low Power Multiplier with Alternative Bypassing Implementation
by: Guan-Lin Jiang, et al.
Published: (2011)

VLSI Design for Low Power and Low Cost Bypassing Multiplier
by: chia-jen shu, et al.
Published: (2007)

Improvement of low power 2-Dimensional bypassing multiplier
by: Jhih-Jie Chang, et al.
Published: (2009)

Optimization column compression multipliers
by: Bickerff, K'Andrea Catherine, 1967-
Published: (2008)

Low Power Multiplier Design
by: Chi-Wen Chou, et al.
Published: (2006)

A Low-power 2-dimensional Bypassing Digital Multiplier Design and A Low-power Sensorless Micro-controller for Brushless DC motors
by: Gang-neng Sung, et al.
Published: (2006)

Low-power CMOS multiplier complier
by: SHIN-JUNG LIN, et al.
Published: (2003)

All Digital Frequency Synthesizer Using Flying Adder Architecture and Low Power Low Latency 2-dimensional Bypassing Signed Multiplier
by: Yu-cheng Lu, et al.
Published: (2009)

Low Power Multiplier & Shifter Design
by: Hao-Zhi Su, et al.
Published: (2002)

Design of Low-Power ALU and Multiplier
by: Ching-Ho Hou, et al.
Published: (2002)

Low-Overhead Isolation Cells for Low-Power Multipliers
by: Zong-Lin Wu, et al.
Published: (2009)

Low Complexity and Low Power Bit-Serial Multipliers
by: Johansson, Kenny
Published: (2003)

High-Speed and Low-Power SIMD Multipliers
by: Yuan-Ting Fu, et al.

High-Speed and Low-Power SIMD Multipliers
by: Yuan-Ting Fu, et al.
Published: (2005)

Low Power Alternating Logic Testable CMOS Array Multiplier and Analog Estimator
by: Yeh, Ming-Chieh, et al.
Published: (1997)

Low Power Alternating Logic Testable CMOS Array Multiplier and Analog Estimator
by: Ye, Ming-Jie, et al.
Published: (1997)

A C-less and R-less ASK Demodulator for Wireless Implantable Devices and A Low-power 2-dimensional Bypassing Multiplier
by: Yan-Jhih Ciou, et al.
Published: (2007)

Design of Low-Power Reduction-Trees in Parallel Multipliers
by: Oskuii, Saeeid Tahmasbi
Published: (2008)

Implementation of low power array multiplier based on CMOS and PTL
by: Kai-Feng Lin, et al.
Published: (2009)

A Low Power Radix-4 Booth Multiplier Design
by: Hsin-Chun Liu, et al.
Published: (2011)

Power optimized multipliers
by: Mathiassen, Stian
Published: (2010)

High-Level Power Optimization of Low-PowerLarge-Size Multiplier Circuits
by: Chian-Lin LIU, et al.
Published: (2008)

Design and Implementation of Reconfigurable Low-Power Pipelined Booth Multiplier
by: Shish-chang Liang, et al.
Published: (2007)

Design of Low-Power Pipelined Multipliers with Various Output Precision
by: Yuan-chih Chuang, et al.
Published: (2006)

Analysis and Comparison of Adders and Multipliers for Low Power High Speed Design
by: Wang, Peng Cheng, et al.
Published: (1996)

High-performance Low-power Configurable Montgomery Multiplier for RSA Cryptosystems
by: Kai-cheng Chang, et al.
Published: (2010)

Multiple Precision Iterative Floating-Point Multiplier for Low-Power Applications
by: Cang-yuan Guo, et al.
Published: (2010)

High-performance Low-power Montgomery Modular Multiplier for RSA Cryptosystems
by: Huan-Wei Hsu, et al.
Published: (2011)

A High-Performance and Low Power Montgomery Multiplier for RSA Cryptosystems
by: 許恩
Published: (2003)

A High-Performance Low-Power Multiplier with Reduced Spurious Switching
by: Tsung-Han Yang, et al.
Published: (2007)

High-Speed and Low-Power Fixed-Width Multipliers for DSP Applications
by: Chien-Nan Kuo, et al.
Published: (2004)

Design andImplementation of a Module Generator for Low Power Multipliers
by: Sun, Kaihong
Published: (2003)

Implementation of Variable-Latency Floating-Point Multipliers for Low-Power Applications
by: Hua-yi Hong, et al.
Published: (2008)

DESIGN OF LOW POWER FIXED-WIDTH MULTIPLIERS FOR PIPELINED FFT PROCESSORS
by: Wei-jr Wu, et al.
Published: (2008)

The power of fiscal multipliers in Croatia
by: Ana Grdović Gnip
Published: (2014-06-01)

Low Voltage Multiplier Design
by: Wei-Han Hsu, et al.
Published: (2011)

High-Speed and Low-Power Multiplier-Accumulator Micro-Architecture and Circuit Design
by: Shu-Hsuan Lin, et al.
Published: (2004)

A Novel Realization of Low-Power and Low-Distortion Multiplier Circuit with Improved Dynamic Range
by: Ali Naderi Saatlo, et al.
Published: (2017-01-01)

Modified 32-Bit Shift-Add Multiplier Design for Low Power Application
by: R. Pinto
Published: (2020-12-01)