A New High-speed and Low-power Double Edge-Triggered D Flip-Flop
碩士 === 國立中興大學 === 電機工程學系 === 92 === Abstract In this thesis, a new high-speed and low-power CMOS double-edge-Triggered D flip-flop (DETDFF) is proposed. It consists of two parts. One is 4T/6T dual pulse generator and another one is a dual pulse data latch. The proposed Dual Pul...
Main Authors: | Yen Chao Wang, 王硯昭 |
---|---|
Other Authors: | Robert Chen-Hao Chang |
Format: | Others |
Language: | zh-TW |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/60151624402542965327 |
Similar Items
-
A dynamic double edge triggered flip-flop for low power applications
by: Lin, Chao-Wei, et al.
Published: (2014) -
Power Estimation Techniques and Low Power Design of Double Edge Triggered Flip-Flops
by: Ke-Horng Chen, et al.
Published: (1996) -
Power Estimation Techniques and Low Power Design of Double Edge Triggered Flip-Flops
by: Chen, Ke-Hong, et al.
Published: (1996) -
Low Complexity and Low Power Designs on Double-Edge-Triggered Flip Flop and Prescaler
by: Shou-Wei Chen, et al.
Published: (2010) -
Design and Application of New Double Edge Triggered D-type Flip-Flop
by: Yung-Hsiang Lin, et al.
Published: (2003)