Video Codec Optimization for Dual-core Architectures

碩士 === 國立交通大學 === 資訊工程系所 === 92 === In this paper, we propose a dynamic task partitioning framework on dual-core architecture (RISC and DSP) for the MPEG-4 Simple Profile video codec. Using a dynamic task scheduler, an efficient dynamic partitioning framework of video encoder algorithm on dual-core...

Full description

Bibliographic Details
Main Authors: Chien-Tang, Tseng, 曾建堂
Other Authors: Chun-Jen, Tsai
Format: Others
Language:en_US
Published: 2004
Online Access:http://ndltd.ncl.edu.tw/handle/76891445838942839978