On-Chip and Inter-Chip Bidirectional Transceivers
碩士 === 輔仁大學 === 電子工程學系 === 93 === As the VLSI process is scaled down, a single IC possibly contains an entire system (system-on- chip (SOC)). As the device size scaled down, Gate delay is reduced. The interconnection width is so narrow that the delay of the interconnection becomes larger. Therefore,...
Main Authors: | Ching-Chieh Wu, 吳慶傑 |
---|---|
Other Authors: | Hong-Yi Huang |
Format: | Others |
Language: | zh-TW |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/99279752450182947588 |
Similar Items
-
Analysis of terabit/second-class inter-chip parallel optoelectronic transceiver
by: Nguyen, Nguyen Hoang
Published: (2011) -
Design of Low-Skew Transceiver Circuit for Chip-to-Chip Communication Applications
by: Chih-Hung Huang, et al.
Published: (2013) -
Design and Analysis of High-Speed On-Chip Transceiver
by: Shih-Ming Tsai, et al.
Published: (2008) -
RF Transceiver Circuit and System Designs and Application Design Using a Transceiver Chip
by: Hui-Jing Lin, et al.
Published: (2010) -
RF Transceiver Circuit and System Designs and Application Design Using a Transceiver Chip
by: Hui-Jing Lin, et al.
Published: (2010)