Speedup Requirements for Output Queue Emulation by PIAO Parallel Packet Switches
碩士 === 國立中興大學 === 資訊科學研究所 === 93 === The Internet is facing a severe problem which need for a faster switching infrastructure to implement in higher speed network. Within the limitation of memory bandwidth, conventional packet switches can not process packet at the same rate as external line. The Pa...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2005
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/30993935496818887776 |