A 10 Bit 40MS/s Pipelined Analog-to-Digital Converter for WiMax Systems
碩士 === 中華大學 === 電機工程學系碩士班 === 94 === This work describes an analog-to-digital converter which has 10 bit resolutions and 40MHz sampling rate. This analog-to-digital (ADC) converter is used nine-stage pipelined and fully differential structure. Because of the digital error correction is adopted in th...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2006
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/74906275263764252858 |