The Implementation and Analysis of an All-digital Phase-Locked Loop
碩士 === 朝陽科技大學 === 資訊工程系碩士班 === 94 === Abstract An all-digital phase-locked loop (ADPLL) circuit is presented. The feature of the ADPLL is that its resolution in the Phase and Frequency detector (PFD) and digitally controlled oscillator (DCO) exactly matches the gate-delay time. With the advances in...
Main Authors: | Hung-Lung Su, 蘇鴻隆 |
---|---|
Other Authors: | Po-Yueh Chen |
Format: | Others |
Language: | en_US |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/y84b7d |
Similar Items
-
The Implementation and Analysis of All Digital Phase-Locked Loop
by: Yang, E-Ing, et al.
Published: (1997) -
Design and Application of All-Digital Delay-Locked Loop and All-Digital Phase-Locked Loop
by: You-Jen Wang, et al.
Published: (2010) -
AN ALL DIGITAL PHASE LOCKED LOOP
by: Greco, J., et al.
Published: (1972) -
All Digital Phase-Locked Loop
by: Ya-lan Tsao, et al.
Published: (1996) -
The Design and Implementation of an All-Digital Phase-Locked Loop on FPGA
by: Shan-I Tseng, et al.
Published: (2019)