A Cache Design of Network Processor
碩士 === 大葉大學 === 資訊工程學系碩士班 === 94 === Network processors are mostly designed in SOC architecture. To hasten the design schedule and retain flexibility, network protocols are often implemented in software. Considering this, design optimization is no longer an isolated issue but collaboration between...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2006
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/67303831769431267546 |