Designing of Image Compression Memory Hierarchy for Embedded System
碩士 === 大葉大學 === 資訊工程學系碩士班 === 94 === Designing of modern computers’ micro-architecture relies on dynamic instruction traces for design optimization. However, dynamic instruction traces often generates massive data that make the traces difficult to analysis and process. This thesis propose a novel dy...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2006
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/25638517714195136498 |