High Performance Built-in Current-Sensor Design for IDDQ Testing
碩士 === 國立東華大學 === 電機工程學系 === 94 === This thesis proposes a built-in current sensor (BICS) circuit design for IDDQ testing in SRAM applications. IDDQ testing is a powerful technique for detecting defects in CMOS circuits. The general idea of the IDDQ testing is to measure and observe the short curren...
Main Authors: | Chih-Feng Lin, 林志豐 |
---|---|
Other Authors: | Chu-Lung Hsu |
Format: | Others |
Language: | en_US |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/78920105216195560126 |
Similar Items
-
Voltage sensing based built-in current sensor for IDDQ test
by: Xue, Bin
Published: (2006) -
Power supply partitioning for placement of built-in current sensors for IDDQ testing
by: Prasad, Abhijit
Published: (2004) -
A Behavioral Model of a Built-in Current Sensor for IDDQ Testing
by: Gharaibeh, Ammar
Published: (2010) -
IDDQ Testing on Memories
by: Kun-Ti Lee, et al.
Published: (1999) -
An IDDQ Based Built-in Concurrent Test Techique for Interconnects in a Boundary Scan Environment
by: Kychin Hwang, et al.
Published: (1994)