A Priority Assignment Strategy of Processing Elements over an On-Chip Bus

碩士 === 國立臺灣大學 === 資訊工程學研究所 === 94 === The number of bus transactions in multimedia SoC grows significantly in recent years. Because of different timing requirements for different applications, how to find a proper priority assignment for processing elements (PEs) of SoC becomes very challenging. In...

Full description

Bibliographic Details
Main Authors: Song-Jian Tang, 唐松見
Other Authors: Tei-Wei Kuo
Format: Others
Language:en_US
Online Access:http://ndltd.ncl.edu.tw/handle/61159618652418753863
id ndltd-TW-094NTU05392115
record_format oai_dc
spelling ndltd-TW-094NTU053921152015-12-16T04:38:38Z http://ndltd.ncl.edu.tw/handle/61159618652418753863 A Priority Assignment Strategy of Processing Elements over an On-Chip Bus 晶片匯流排上之處理元件優先權分配策略 Song-Jian Tang 唐松見 碩士 國立臺灣大學 資訊工程學研究所 94 The number of bus transactions in multimedia SoC grows significantly in recent years. Because of different timing requirements for different applications, how to find a proper priority assignment for processing elements (PEs) of SoC becomes very challenging. In this thesis, we first show that the priority assignment problem with one unique priority for each PE is NP-hard. When each bus transaction can have one unique priority, we propose an optimal priority assignment algorithm for a given bus transaction graph. We then propose a priority assignment strategy based on simulated annealing (SA) for PEs, where bus arbitration is done in a priority-driven fashion. The objective is to minimize the number of priorities needed for each PE and to satisfy the performance requirements of applications. The experimental results show some encouraging results in priority assignment. Tei-Wei Kuo 郭大維 學位論文 ; thesis 28 en_US
collection NDLTD
language en_US
format Others
sources NDLTD
description 碩士 === 國立臺灣大學 === 資訊工程學研究所 === 94 === The number of bus transactions in multimedia SoC grows significantly in recent years. Because of different timing requirements for different applications, how to find a proper priority assignment for processing elements (PEs) of SoC becomes very challenging. In this thesis, we first show that the priority assignment problem with one unique priority for each PE is NP-hard. When each bus transaction can have one unique priority, we propose an optimal priority assignment algorithm for a given bus transaction graph. We then propose a priority assignment strategy based on simulated annealing (SA) for PEs, where bus arbitration is done in a priority-driven fashion. The objective is to minimize the number of priorities needed for each PE and to satisfy the performance requirements of applications. The experimental results show some encouraging results in priority assignment.
author2 Tei-Wei Kuo
author_facet Tei-Wei Kuo
Song-Jian Tang
唐松見
author Song-Jian Tang
唐松見
spellingShingle Song-Jian Tang
唐松見
A Priority Assignment Strategy of Processing Elements over an On-Chip Bus
author_sort Song-Jian Tang
title A Priority Assignment Strategy of Processing Elements over an On-Chip Bus
title_short A Priority Assignment Strategy of Processing Elements over an On-Chip Bus
title_full A Priority Assignment Strategy of Processing Elements over an On-Chip Bus
title_fullStr A Priority Assignment Strategy of Processing Elements over an On-Chip Bus
title_full_unstemmed A Priority Assignment Strategy of Processing Elements over an On-Chip Bus
title_sort priority assignment strategy of processing elements over an on-chip bus
url http://ndltd.ncl.edu.tw/handle/61159618652418753863
work_keys_str_mv AT songjiantang apriorityassignmentstrategyofprocessingelementsoveranonchipbus
AT tángsōngjiàn apriorityassignmentstrategyofprocessingelementsoveranonchipbus
AT songjiantang jīngpiànhuìliúpáishàngzhīchùlǐyuánjiànyōuxiānquánfēnpèicèlüè
AT tángsōngjiàn jīngpiànhuìliúpáishàngzhīchùlǐyuánjiànyōuxiānquánfēnpèicèlüè
AT songjiantang priorityassignmentstrategyofprocessingelementsoveranonchipbus
AT tángsōngjiàn priorityassignmentstrategyofprocessingelementsoveranonchipbus
_version_ 1718151051352211456