Design of a RISC Processor Compatible with ARM Instructions
碩士 === 國立臺灣大學 === 電子工程學研究所 === 94 === We are going to see the design process of a RISC processor for ARM instructions. The processor is pipelined into 3 stages; fetch, decode and execute. There are 44 input and 79 output pins, excluding the power connections. The data and address bus are both 32-bit...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Online Access: | http://ndltd.ncl.edu.tw/handle/p46362 |