RLC Crosstalk analysis and parasitic capacitance modeling on VLSI interconnections

碩士 === 南台科技大學 === 電子工程系 === 94 === Continuous advancements in the field of very large scale integrated circuits and very high speed integrated circuits have resulted in smaller chip sizes, smaller device geometries, and millions of closely spaced interconnections in one or more levels that connect t...

Full description

Bibliographic Details
Main Authors: Poan Tsai, 蔡柏安
Other Authors: T. K. Chiang
Format: Others
Language:en_US
Published: 2006
Online Access:http://ndltd.ncl.edu.tw/handle/25125182969662680500
id ndltd-TW-094STUT0428053
record_format oai_dc
spelling ndltd-TW-094STUT04280532016-11-22T04:12:02Z http://ndltd.ncl.edu.tw/handle/25125182969662680500 RLC Crosstalk analysis and parasitic capacitance modeling on VLSI interconnections 有關超大型積體電路內連線上串音及寄生電容之模擬與分析 Poan Tsai 蔡柏安 碩士 南台科技大學 電子工程系 94 Continuous advancements in the field of very large scale integrated circuits and very high speed integrated circuits have resulted in smaller chip sizes, smaller device geometries, and millions of closely spaced interconnections in one or more levels that connect the various components on the chip. Due to steady decrease in chip area and increase in clock frequencies, the influence of interconnects parasitic on circuit behavior becomes significant. In this study, we focus on modeling improvement for RLC crosstalk and parasitic capacitance. In the past, most existing noise models only consider capacitive coupling. However, at current operating frequencies, inductive crosstalk effects should be included for complete coupling noise analysis. One aspect of on-chip inductance that has not been studied well is mutual inductive coupling. Mutual inductance causes signal integrity issues by injecting noise pulses on a victim line. The injected noise can either cause functional failure or change the delay of the victim line. Based on transmission line theory, we propose a simple RLC crosstalk model. Due to its simplicity, the model is useful in understanding noise waveform shapes due to capacitive and inductive coupling and also their dependencies on various parameters. The proposed model will be particularly useful in investigating the effect of physical design changes (linewidth, spacing, etc.) on noise. Furthermore, based on 2D simulation result, we show that magnitude of slope regarding non-planar interconnects will affect the parasitic capacitance of crossover interconnects, which is ignored by previous investigations. To precisely predict the capacitances of the 2D interconnect, the sloping issue should be accounted for. T. K. Chiang 江德光 2006 學位論文 ; thesis 55 en_US
collection NDLTD
language en_US
format Others
sources NDLTD
description 碩士 === 南台科技大學 === 電子工程系 === 94 === Continuous advancements in the field of very large scale integrated circuits and very high speed integrated circuits have resulted in smaller chip sizes, smaller device geometries, and millions of closely spaced interconnections in one or more levels that connect the various components on the chip. Due to steady decrease in chip area and increase in clock frequencies, the influence of interconnects parasitic on circuit behavior becomes significant. In this study, we focus on modeling improvement for RLC crosstalk and parasitic capacitance. In the past, most existing noise models only consider capacitive coupling. However, at current operating frequencies, inductive crosstalk effects should be included for complete coupling noise analysis. One aspect of on-chip inductance that has not been studied well is mutual inductive coupling. Mutual inductance causes signal integrity issues by injecting noise pulses on a victim line. The injected noise can either cause functional failure or change the delay of the victim line. Based on transmission line theory, we propose a simple RLC crosstalk model. Due to its simplicity, the model is useful in understanding noise waveform shapes due to capacitive and inductive coupling and also their dependencies on various parameters. The proposed model will be particularly useful in investigating the effect of physical design changes (linewidth, spacing, etc.) on noise. Furthermore, based on 2D simulation result, we show that magnitude of slope regarding non-planar interconnects will affect the parasitic capacitance of crossover interconnects, which is ignored by previous investigations. To precisely predict the capacitances of the 2D interconnect, the sloping issue should be accounted for.
author2 T. K. Chiang
author_facet T. K. Chiang
Poan Tsai
蔡柏安
author Poan Tsai
蔡柏安
spellingShingle Poan Tsai
蔡柏安
RLC Crosstalk analysis and parasitic capacitance modeling on VLSI interconnections
author_sort Poan Tsai
title RLC Crosstalk analysis and parasitic capacitance modeling on VLSI interconnections
title_short RLC Crosstalk analysis and parasitic capacitance modeling on VLSI interconnections
title_full RLC Crosstalk analysis and parasitic capacitance modeling on VLSI interconnections
title_fullStr RLC Crosstalk analysis and parasitic capacitance modeling on VLSI interconnections
title_full_unstemmed RLC Crosstalk analysis and parasitic capacitance modeling on VLSI interconnections
title_sort rlc crosstalk analysis and parasitic capacitance modeling on vlsi interconnections
publishDate 2006
url http://ndltd.ncl.edu.tw/handle/25125182969662680500
work_keys_str_mv AT poantsai rlccrosstalkanalysisandparasiticcapacitancemodelingonvlsiinterconnections
AT càibǎiān rlccrosstalkanalysisandparasiticcapacitancemodelingonvlsiinterconnections
AT poantsai yǒuguānchāodàxíngjītǐdiànlùnèiliánxiànshàngchuànyīnjíjìshēngdiànróngzhīmónǐyǔfēnxī
AT càibǎiān yǒuguānchāodàxíngjītǐdiànlùnèiliánxiànshàngchuànyīnjíjìshēngdiànróngzhīmónǐyǔfēnxī
_version_ 1718396355208019968