IC Design of Turbo Decoder Using New Adaptive Iteration Algorithm
碩士 === 國立臺北科技大學 === 電腦與通訊研究所 === 94 === In this thesis, we propose a new VLSI architecture for low-power turbo decoder. This architecture includes three parts to improve power dissipation properties. Firstly, we propose a new adaptive iteration algorithm that can employ extrinsic information charact...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2006
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/czgqsx |