IC Design of Turbo Decoder Using New Adaptive Iteration Algorithm
碩士 === 國立臺北科技大學 === 電腦與通訊研究所 === 94 === In this thesis, we propose a new VLSI architecture for low-power turbo decoder. This architecture includes three parts to improve power dissipation properties. Firstly, we propose a new adaptive iteration algorithm that can employ extrinsic information charact...
Main Authors: | Kun-Ta Zhan, 詹昆達 |
---|---|
Other Authors: | Wen-Ta Lee |
Format: | Others |
Language: | zh-TW |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/czgqsx |
Similar Items
-
Iteration Stopping Algorithms for Turbo Decoding
by: Si-Han Yu, et al.
Published: (2002) -
IC design of a new low-power turbo decoder
by: San-Ho Lin, et al.
Published: (2004) -
Adaptive Iteration Control of Turbo Decoding for WiMAX
by: Po-Jen Hsieh, et al.
Published: (2008) -
Adaptive iterative decoding : block turbo codes and multilevel codes
by: Martin, Philippa Anne
Published: (2013) -
Analysis of iteration control for turbo decoders in turbo synchronization applications
by: T. Lehnigk-Emden, et al.
Published: (2009-05-01)