A 10-BIT 5-MS/S LOW-VOLTAGE PIPELINE ADC
碩士 === 大同大學 === 電機工程學系(所) === 94 === In this thesis, we design a 10-bits 5 Msample/s low-voltage pipeline ADC. Because the threshold voltage of transistors does not scale with the technology, circuits used in the pipeline ADC in the past could not obtain the desired dynamic range in low voltage. Sev...
Main Authors: | Wen-Ren wang, 王偉仁 |
---|---|
Other Authors: | Shu-Chuan Huang |
Format: | Others |
Language: | en_US |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/08117410140618267663 |
Similar Items
-
A 10-BIT 5MS/S LOW-VOLTAGE PIPELINE ADC
by: Wei-Ren Wang, et al.
Published: (2006) -
A 10-bit 250MS/s pipelined ADC
by: Jian-Feng Shiu, et al.
Published: (2007) -
A low power 10bit 200Ms/s Pipelined ADC
by: Chen, Yi-Ting, et al.
Published: (2017) -
Implementation of the 10-bit 40-MS/s Pipelined ADC
by: Chou, Yu-Liang, et al.
Published: (2017) -
A Single-Channel 10-bit 400-MS/s Pipeline ADC
by: Chen-Kai Hsu, et al.
Published: (2015)