Test Time and Test Power Reduction for Multi-Scan Circuits based on Scan Cell Reordering
碩士 === 元智大學 === 資訊工程學系 === 94 === When the process of very large-scale integrated circuits scales down into deep sub-micron, the complexity of circuit designs is greatly increased. So, there are two problems in the IC (Integrated Circuit) testing: First, the circuit in test mode consumes more power...
Main Authors: | You-Liang Chen, 陳祐良 |
---|---|
Other Authors: | 曾王道 |
Format: | Others |
Language: | en_US |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/48383675096971972606 |
Similar Items
-
Power Reduction for Circuit Under Testing Based on Test Vector Reordering
by: Chia-Ching Tsai, et al.
Published: (2006) -
Scan-Chain Reordering for Minimizing Scan-Shift Power Based on Non-Specified Test Cubes
by: Yu-Ze Wu, et al.
Published: (2007) -
Test Application Time and Power Reduction Techniques for Scan-Based Circuits
by: Jih-Jeen Chen, et al.
Published: (2003) -
Low Power DFT by Scan Chain Reordering
by: Kevin Kai-Shu Han, et al.
Published: (2002) -
Scan Cell Ordering for Power Reduction during Scan Testing
by: Ching-Hua Chiu, et al.
Published: (2005)