Timing-Driven Steiner Tree Construction with Wire Sizing, Buffer Insertion and Obstacle Avoidance
碩士 === 中華大學 === 資訊工程學系(所) === 95 === As VLSI technology enters deep submicron era, interconnect delay becomes a dominant factor in determining circuit performance. As the timing delay of the interconnect nets has become more important in performance-driven design, Steiner tree algorithms have focuse...
Main Authors: | Shi-Qin Huang, 黃詩芩 |
---|---|
Other Authors: | Jin-Tai Yan |
Format: | Others |
Language: | zh-TW |
Online Access: | http://ndltd.ncl.edu.tw/handle/17785658271921944464 |
Similar Items
-
Performance-Driven Obstacle-Avoiding Rectilinear Steiner Tree Construction
by: Shu-Hsin Chang, et al.
Published: (2008) -
Timing-Driven Steiner Tree Construction Based on Sharing-Buffer Insertion and Steiner-Pointt Assignment
by: Tzu-Ya Wang, et al.
Published: (2005) -
Construction of Obstacles-Avoiding Rectilinear Steiner Tree
by: Chih-Wei Liao, et al.
Published: (2009) -
The Steiner Ratio for the Obstacle-Avoiding Steiner Tree Problem
by: Razaghpour, Mina
Published: (2008) -
The Steiner Ratio for the Obstacle-Avoiding Steiner Tree Problem
by: Razaghpour, Mina
Published: (2008)