ESD Protection Design for High-Speed I/O Interface Circuit
碩士 === 國立交通大學 === 電機學院IC設計產業專班 === 95 === This thesis focuses on the ESD protection design for high-speed input/output (I/O) interface circuit. The gate oxide of the MOSFET transistor becomes thinner as the CMOS technology scales, which enables the high-speed I/O interface circuits with higher opera...
Main Authors: | Chun Huang, 黃俊 |
---|---|
Other Authors: | Ming-Dou Ker |
Format: | Others |
Language: | zh-TW |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/53364598099683559066 |
Similar Items
-
On-Chip ESD Protection Designs for Radio-Frequency Integrated Circuits and High-Speed I/O Interface Circuits
by: 蕭淵文
Published: (2008) -
Design and Analysis of ESD Protection Circuit
by: Chun-Liang Yeh, et al.
Published: (2005) -
ESD PROTECTION DESIGNS FOR MIXED-VOLTAGE I/O INTERFACES IN CMOS INTEGRATED CIRCUITS
by: Kun-Hsien Lin, et al.
Published: (2005) -
ESD Protection Design for Mixed-Voltage I/O Circuits
by: Chien-Hui Chaung, et al.
Published: (2001) -
ESD Protection Design for Broadband Circuits
by: Lai, Yu-Hsuan, et al.
Published: (2019)