On reducing clock network power consumption by low-swing DME buffering technique
碩士 === 國立交通大學 === 電子工程系所 === 95 ===
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2006
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/66865847463512244397 |