Design of Low Jitter Self-Calibration PLL for 10Gbps SoC Transmission Links Application
碩士 === 國立中央大學 === 電機工程研究所 === 95 === Under the development of the network and computer operated speed in recent years, a trend of data transmission and studying at high-speed serial communication is growing. It is pointed out that the high-speed serial link interface is replacing gradually the conve...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2007
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/51544491482755791324 |