Compilers for VLIW DSP Architectures with Distributed and Irregular Designs
博士 === 國立清華大學 === 資訊工程學系 === 95 === VLIW architectures have already been the main-stream design for a modern high-end processor in recent years to support more instruction-level-parallelism (ILP) and potential performance than the traditional single-issue CISC/RISC machines. Due to the advances in V...
Main Authors: | Yung-Chia Lin, 林永嘉 |
---|---|
Other Authors: | Jenq Kuen Lee |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/57626100213633979560 |
Similar Items
-
Global Optimizations in Compilers for VLIW DSP Processors with Distributed Register Files
by: Wu, Chung-Ju, et al.
Published: (2015) -
A Retargetable C Compiler for VLIW DSP Processors
by: Chang-Jun Chen, et al.
Published: (2002) -
An Advanced Compiler Designed for a VLIW DSP for Sensors-Based Systems
by: Hu He, et al.
Published: (2012-04-01) -
Compiler Optimizations for a UnifiedVLIW-based RISC/DSP Processor
by: Tsung-Hua Hsueh, et al.
Published: (2007) -
Enhanced Copy Propagations for Embedded VLIW DSP Processors with Irregular Register Files
by: Sheng-Yuan Chen, et al.
Published: (2006)