A 70-500 MHz 50% Duty-Cycle Correction Circuit with a Frequency-Domain Measurement Technique in 0.35-μm CMOS
碩士 === 國立臺灣大學 === 電子工程學研究所 === 95 === A 50% duty-cycle correction (DCC) circuit is reported in this thesis. The proposed DCC circuit consists of a clock generator and a delay detector. The clock generator is edge-triggered by the input and produces an output whose pulse width is adjusted to half of...
Main Authors: | Chao-Ching Chi, 紀昭慶 |
---|---|
Other Authors: | Tsung-Hsien Lin |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/43091014053269275843 |
Similar Items
-
0.35 μm CMOS OPTICAL SENSOR FOR AN INTEGRATED TRANSIMPEDANCE CIRCUIT
by: H. Escid, et al.
Published: (2011-09-01) -
Design of A Capacitive Sensor Circuit Using TSMC CMOS-0.35μm Process
by: Chia-Ming Liang, et al.
Published: (2008) -
Studyonanewtypephaseshiftingmaskfor0.35μmpatterntransfer
by: Zhou, Yue-Lin, et al. -
Design, Characterization and Analysis of a 0.35 μm CMOS SPAD
by: Khalil Jradi, et al.
Published: (2014-12-01) -
5 GHz optical front end in 0.35μm CMOS
by: Li, Mengxiong
Published: (2007)