A Low power Network-on-Chip Architecture Based on Low Switching Method
碩士 === 國立臺灣大學 === 電機工程學研究所 === 95 === The design of the Low power VLSI circuit is one of the most important issues at the present time technology. In the SoC (System-on-Chip), with ever increasing complexity of VLSI design and IP cores, the inter-communication between IP cores becomes the noteworthy...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2007
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/59801354329450351090 |