A Low power Network-on-Chip Architecture Based on Low Switching Method
碩士 === 國立臺灣大學 === 電機工程學研究所 === 95 === The design of the Low power VLSI circuit is one of the most important issues at the present time technology. In the SoC (System-on-Chip), with ever increasing complexity of VLSI design and IP cores, the inter-communication between IP cores becomes the noteworthy...
Main Authors: | Hung-Yun Huang, 黃鴻運 |
---|---|
Other Authors: | 賴飛羆 |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/59801354329450351090 |
Similar Items
-
Low Power Network-on-Chip Switch Architecture Design
by: Ju-Yueh Lee, et al.
Published: (2006) -
A Switch for Tree-Based Routing Architectures in On-Chip Networks
by: Po-Hung Chen, et al.
Published: (2005) -
Design of a Low Power Network Interface for Network-on-Chip
by: Cheng-De Huang, et al.
Published: (2012) -
An Efficient Routing Strategy for Networks-on-Chip with the Dynamic Architecture of the Switch
by: Min-Xuan Huang, et al.
Published: (2007) -
Circuit Techniques for Low-voltage Low-Power Pipelined A/D Converters Based on Switched-Opamp Architecture
by: Hsin-Hung Ou, et al.
Published: (2008)