Design and Development of a Wafer Level Package (WLP) Bonding System
碩士 === 國立虎尾科技大學 === 光電與材料科技研究所 === 95 === With the evolution of the semiconductor fabrication technology, there have been several basic shifts in electronic packaging over the last few decades. The surface-mount technology and ball-grid-array packages were two important steps for high-throughput ass...
Main Authors: | Jerry Fan, 范志文 |
---|---|
Other Authors: | Fuh-Shyang Tuang |
Format: | Others |
Language: | zh-TW |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/py4c86 |
Similar Items
-
Tunable Filter with T-coil Design on InFO-WLP
by: Chia-Chia Lin, et al.
Published: (2017) -
Applied Through-Wafer Interconnect and Anodic Bonding in SOI-MEMS Wafer-Level-Packaging
by: Chiung-Wen Lin, et al.
Published: (2005) -
Hydrostatyczny napęd lokomotywy WLP-50EM/H
by: Piotr Rojek, et al.
Published: (2015-10-01) -
An Efficient WLP-FDTD Scheme with Unconditional Stability for Thin Structures
by: Chung-Yi Yang, et al.
Published: (2011) -
Novel micro-engineered stencils for flip-chip bonding and wafer level packaging
by: Kay, Robert William
Published: (2008)